-
- Best, Brightest Parallel Students Work for “Betterment of Life on Earth”Who will help create the next-generation of faster, higher resolution parallel computing models to help counter climate change, global warming and...
- Wanted: Energy-Efficient SupercomputersWho says super-fast computing has to be energy-wasting computing? That challenging question is at the core of a discussion workshop on...
- Data Deluge Bottlenecking BreakthroughsData complexity and lack of scalability of underlying algorithms is bottlenecking the nation’s ability to analyze and apply massive amounts of...
- Barcelona Supercomputing Center Joins OpenMP boardBarcelona Supercomputing Center (BSC) has joined the OpenMP Architecture Review Board (ARB), a consortium of 24 vendors and research organizations creating...
- $1,734 Helps You Master Parallel UniverseMystified by aspects of parallel computing? You’re not alone. But take heart. Advance orders are being taken on Amazon.com for...
- Intel® Names New CEOAt Intel®, manufacturing matters. So it’s no surprise that the company rewarded Brian Krzanich, its chief operating officer, with the...
Embedded, Parallel Worlds Converging
HPC Drives Life Science Research at Texas Supercomputing Center
Improving Your Coding AND Professional Craft
Meeting New Challenges of Scaling Parallelism Across and Within Cores
Parallel Platform Report: Believe it – Affordable HPC is Here
Xeon Phi Powers HPC Stampede
Case Studies
Evaluation Guides
Tech Documents
Tutorials
Videos
White Papers
- Best, Brightest Parallel Students Work for “Betterment of Life on Earth”
-
-
-
Blog Archive
PLATFORM REPORT: Top Energy Lab Chooses Xeon for Next-Gen Supercomputer
In this kickoff of a new video feature covering notable developments in parallel chips and computers, Contributing Editor R. Colin Johnson reports on the new, screamingly fast parallel processing supercomputer at Pacific Northwest National Laboratory (PNNL). The yet-to-be-named new supercomputer uses Intel Xeon and Xeon Phi cores, and will aim …
Identifying and Modeling Parallel Software: Intel’s Mark Davis previews topics and tips from the 2013 Intel Software Conference Road Show
What are the best ways to add correct and effective parallelism to your programs? How can Intel® Advisor XE 2013 help both novices and experts? Where should you focus your efforts? Join Intel Senior Principal Engineer Mark Davis for answers to these and other related questions at his educational …
Department of Energy Chooses Xeon Phi
The Department of Energy’s (DoE) Environmental Molecular Sciences Laboratory (EMSL) has chosen the Intel many-integrated core (MIC) architecture with Xeon Phi coprocessors for its next-generation parallel processor at its Pacific Northwest National Laboratory (PNNL). The new supercomputer uses Intel Xeon and Xeon Phi cores, and will aim for peak …
Acquiring mutexes in C++
The mutex system that Threading Building Blocks includes are easy to use. However, you need to understand exactly how they work so that you don’t end up with problems such as deadlocks and locks being held open. This week Jeff Cogswell shows you the starting code for mutexes. Last time …
Independent Test: Xeon Phi Shocks Tesla GPU
Intel’s Xeon Phi coprocessor outperforms Nvidia’s Tesla graphic-processing unit (GPU) on the operations used by “solver” applications in science and engineering, according to independent tests at Ohio State University. When comparing Intel’s Xeon Phi to Nvidia’s Tesla, most reviewers dwell on how much easier it is to rewrite parallel programs …
The C++ Secret to Making Mutexes Work
In my previous blog, we talked about the pitfalls of trying to coordinate threads in parallel programming and relying on mutexes. When not properly handled, this can result in performance bottlenecks that are no better (or even worse) than serial algorithms. Nevertheless, you may well need to make use of …
Neuromorphic Chips: Ultimate Parallel Processors
Purdue University is working with semiconductor researchers, including Intel research scientist Charles Augustine of its Circuits Research Lab (Hillsboro, Ore), to develop spin-based neuromorphic microchips as the ultimate parallel processors–consuming as little as 300-times less power than circuits today. Traditional semiconductor chips use electrical charge to store information, requiring thousands …
Fujitsu Boosts HPC with Xeon Phi
The fifth ranked server manufacturer worldwide–Fujitsu Ltd.–has begun refocusing its high-performance computing (HPC) aspirations on the Xeon Phi coprocessor. Now available for its popular Primergy servers, Intel’s Xeon Phi coprocessor is changing the rules of the game for HPC, according to a Fujitsu, which claims that old-school HPCs with thousands …
Tutorial: Intel Parallel Processors Span Gamut
Performance increases in next-generation microprocessors no longer rely on cranking clock speeds–except during Turbo Boost. Instead, speed-ups today come from parallel programming harnessing multi-core hyper-threaded processors, spanning everything from tiny mobiles to massive supercomputers. In fact, all modern Intel central processing units (CPUs) are parallel processors–from the tiny Atom to …
From the Editor: 2013 Intel Software Conference and Go Parallel on Facebook
This year’s four-city educational tour kicks off March 5 with the theme “Let Performance Thrive.” The intensive one-day workshop explores the techniques and tools that can get your applications to market faster—and help increase performance and accuracy. This conference is designed for C, C++, and Fortran developers and is …